(Field Programmable Gate Array) A type of gate array that is programmed in the field rather than in a semiconductor fab. Containing up to hundreds of thousands of gates, there are a variety of FPGA architectures on the market. Some are very sophisticated, including not only programmable logic elements, but programmable interconnects and switches between the elements. The interconnects take up a lot of FPGA real estate, resulting in a chip with very low gate density compared to ASICs. In 2008, Altera introduced its Stratix IV FPGA with 2.5 billion transistors and 680K logic elements.
The vast majority of FPGAs are SRAM-based, although there are some flash and antifuse versions. The antifuse varieties are of interest to aerospace designers because they are more radiation hardened (rad hard). See PLD and adaptive computing.
An Excellent Resource
Everything you wanted to know about FPGAs and more is in Clive \"Max\" Maxfield's book. Written in Maxfield's inimitable style, which makes it thoroughly enjoyable, the book is the definitive guide to the subject. (Newnes, 2004, ISBN 0-7506-7604-3)
The vast majority of FPGAs are SRAM-based, although there are some flash and antifuse versions. The antifuse varieties are of interest to aerospace designers because they are more radiation hardened (rad hard). See PLD and adaptive computing.
An Excellent Resource
Everything you wanted to know about FPGAs and more is in Clive \"Max\" Maxfield's book. Written in Maxfield's inimitable style, which makes it thoroughly enjoyable, the book is the definitive guide to the subject. (Newnes, 2004, ISBN 0-7506-7604-3)
 | Reproduced with permission from Computer Desktop Encyclopedia. Copyright (c) 1981-2009 The Computer Language Company Inc. All rights reserved. |
Additional Resources
- Teradata: Fending off rivals with focus on data warehousing
- Teradata: Fending off rivals with focus on data warehousingTeradata v ExadataRegarding Exadata disk scanning capability, I'd like to offer a reference to a Winter Corporation assessment of Exadata. In the report there is clear coverage of the topic of table scanning:http://kevinclosson.wordpress.com/2009/02/03/announcing-a-wintercorp-paper-about-oracle-exadata-storage-server/I'd also like to point out one small nit about...
- Discussion threads 2009-05-27
- VLSI Design of an Anti-Collision Protocol for RFID Tags
- Radio Frequency Identification RFID is slated to become a standard tracking and tagging system for various products chain management systems. Since more and more products become RFID enabled, a faster identification mechanism must be needed. The anti-collision algorithm is one of the basic mechanisms used to address the issue of...
- White papers 2009-05-07
- A Hardware Authentication Architecture for Pervasive Devices
- This paper presents a hardware implementation for the HB++ authentication protocol. The design is efficient enough to be used in resource constrained pervasive devices like RFID tags or sensor motes. The architecture has been developed targeting the RFID environment, it has 8 bit data path along with a control unit...
- White papers 2009-02-23
- Power-Aware FPGA Design
- Power consumption requirements in new, autonomous, multimedia-savvy consumer products that can store, transmit, and receive information have catapulted system architects and board and chip designers into a new realm. Even when designers attempted to reduce system power consumption, their approaches were not comprehensive and focused enough to achieve optimal results....
- White papers 2009-02-01
- ReMa to the Rescue
- ReMa is a Requirements Management software tool developed at Accord, which was used to manage the design and requirements of NexNav. The NexNav software and the programmable FPGA were developed for Level B criticality where every design, requirement, and configuration management objective of DO-178B and DO-254 had to be satisfied....
- White papers 2009-01-01
- Exploiting Reconfigurable Hardware for Network Security
- One type of network security strategy is using an Intrusion Detection System IDS. They are implementing IDS in FPGA-based Field Programmable Gate Array reconfigurable hardware. This is to achieve higher speed and more efficient performance of network security, as networks develop very fast with consequently more demanding constraints. This paper...
- White papers 2009-01-01
- High-Volume Nano FPGAs: Going Where No FPGA Has Gone Before
- Electronic devices have found their way into every aspect of daily life. This popularity is driving demand for more portability and higher integration. While demand is increasing, design teams are challenged with meeting shorter time-to-market demands in their current design processes. Traditional ASIC and ASSP design technologies are limited by...
- White papers 2008-11-01
- Hardware Enforcement of Application Security Policies Using Tagged Memory
- Computers are notoriously insecure, in part because application security policies do not map well onto traditional protection mechanisms such as Unix user accounts or hardware page tables. This paper shows that enforcement of these policies can be pushed largely into the processor itself, by using tagged memory support, which can...
- White papers 2008-10-09
- Self-healing computers for NASA spacecraft
- As you can guess, hardwired computer systems are much faster than general-purpose ones because they are designed to do a single task. But when they fail, they need to be totally reconfigured. This can be just a costly problem in a lab on Earth, but it can be vital in...
- Blog posts 2008-04-25
- The Many Flavors of Low-Power, Low-Cost FPGAs
- For today's designers using programmable logic, determining the best device depends greatly on power, performance, logic, and I/O count design constraints. Like Baskin-Robbins, Actel believes designers should have a choice regarding the best low-power FPGA for their power- and cost-sensitive applications. For this reason, the company has built an attractive...
- White papers 2008-04-01
- Scaling Soft Processor Systems
- As FPGA-based systems including soft-processors become increasingly common they are motivated to better understand the best way to scale the performance of such systems. This paper explores the organization of processors and caches connected to a single off-chip memory channel, for workloads composed of many independent threads. In particular they...
- White papers 2008-03-18
- FPGA Design of Boyer-Moore Algorithm for Spyware Detection
- Spyware is becoming increasingly destructive and sophisticated in threatening the privacy and efficient computing of the internet users. This new paradigm has opened the path for vendors to stop or substantially reduce the spreading of this uninvited program. Software and hardware approach has been identified to be implemented in order...
- White papers 2008-02-11
- The power of open spectrum
- When the history of this era is written, it will be seen that one of the biggest bi-partisan mistakes was to treat spectrum as property rather than a commons. Billions have been earned off the spectrum, first by the government, then by those who won the auctions. But...
- Blog posts 2008-02-07
- The Netezza FAST Engines Framework: A Powerful Framework for High-Performance Analytics
- The Netezza Performance Server NPS performance multiplier effect is the result of a framework of FPGA-Accelerated Streaming Technology FAST Engines that leverage the embedded FPGA to provide performance acceleration advantages and functionality as rapidly as data can be read (or "Streamed") from the disk drive on each intelligent node. Netezza's...
- White papers 2008-02-01
- A Novel Low-Power FPGA Routing Switch
- This paper proposes a new programmable FPGA routing switch that can operate in three different modes: high-speed, low-power or sleep. High-speed mode offers similar power and performance to a traditional routing switch. In low-power mode, power is reduced at the expense of speed. Leakage power is reduced by 36-40% in...
- White papers 2008-01-01
- Java Debug Hardware Models Using JBits
- This paper presents a methodology for extending FPGA bitstream-level debug and simulation capabilities, through the inclusion of Java/JBits-based hardware device models. Using the JBits API, behavioral hardware models can be written in Java and used in simulations with the Virtex Device Simulator. Java lends the advantages typically associated with object-oriented...
- White papers 2008-01-01
- Fast and Scalable Pattern Matching for Network Intrusion Detection Systems
- High-speed packet content inspection and filtering devices rely on a fast multi-pattern matching algorithm which is used to detect predefined keywords or signatures in the packets. Multi-pattern matching is known to require intensive memory accesses and is often a performance bottleneck. Hence specialized hardware-accelerated algorithms are required for line-speed packet...
- White papers 2008-01-01
- Compiling PCRE to FPGA for Accelerating SNORT IDS
- Deep Payload Inspection systems like SNORT and BRO utilize regular expression for their rules due to their high expressibility and compactness. The SNORT IDS system uses the PCRE Engine for regular expression matching on the payload. The software based PCRE Engine utilizes an NFA engine based on certain opcodes which...
- White papers 2007-12-04
- Chip bugs can lead to major security disasters
- Adi Shamir, professor at the Weizmann Institute of Science in Israel and "S" in RSA, sent out a warning about a hypothetical scenario in which bugs in widely used processors could be exploited undetected by "sophisticated" intelligence agencies and lead to major security disasters. These bugs chips,...
- Blog posts 2007-11-18
- National Security and the PC
- The best thing about being an intellectual right-winger is that I am, of course, always right -something that can't generally be said for everyone. In particular it can't be said for a guy named Lewis Page whose report: DARPA looking to verify imported military chips, on the Register...
- Blog posts 2007-11-14
Premier Vendor Content Whitepapers, webcasts & resources from our Power Center Sponsors
- New Online Dashboard for IT Leaders
-
Read about top issues IT decision-makers face every day, plus get cost-effective solutions to real-life IT problems.
- Learn more >>
- The best support in the Linux business
-
If Linux is going to power your mission-critical applications, you'd better have the best support known to business. Novell was rated the top provider of Linux technical support.
- Learn more >>
- The best support in the Linux business
-
If Linux is going to power your mission-critical applications, you'd better have the best support known to business. Novell was rated the top provider of Linux technical support.
- Learn more >>
- Reduce risk. Reduce complexity. Increase reliability.
-
A simplified IT environment isn't just less complex. It's also more reliable. Standardize on a single Linux platform with SUSE Linux Enterprise from Novell, and get the world's most interoperable Linux
- Learn more >>
Meet Doc
-
-
Here to help you with your Document Management Needs
- Doc is an enigma. Born to a Russian ballerina and a German electrical engineer, he grew up in various locations in the United States. He’s seen the insides of more brands, versions, and generations of printer and printer-related hardware than almost anyone.
- To learn more about this mysterious figure check out his blog on ZDNet and his Workspace on TechRepublic. You’ll be glad you did.
-
Produced by
ZDNet and -
